- Hardware Description Languages
- Introduction to VHDL
- VHDL Program Format
- Structure of VHDL Program
- Data Flow Modeling
- Behavioral modeling
- Data types
- Structural modeling
- Mixed modeling
- Data Objects and Identifiers
- Hardware-Description-Languages
- Operators
- Synthesis
- Types-of-Delays
- VHDL-Program-Format
- VHDL-Simulation
- VHDL-statements
- Attributes
- Configuration-Declaration
- Configuration-Specification
- Configurations
- Function
- Generics
- Package
- Procedure
- Subprograms
- TestBench
- Adder-Subtractor
- ALU
- Carry-ripple-adder
- Comparators
- Divider
- Full-adder
- Half-adder
- Multiplier
- n-bit-adder
- Simple-Equality-Comparator
- Subtractor
- Assertion-statement
- Block-Statement
- Component-Declarations
- Component-Instantiation
- Concurrent-Signal-Assignments
- Exit-Statements
- For-generate-Statement
- Generate-Statements
- Loop-statements
- Next-statements
- Report-Statement
- Return-statements
- Wait-Statements
- When-Statement
- with-Select-Statement
- Counters
- 8-bit-Loadable-Counter
- BCD-Up-down-Counter
- Binary-Down-Counter
- Binary-up-counter
- Binary-Up-Down-Counter
- Counter-examples
- Johnson-Counter
- synchronous-asynchronous-counters
- Two-digit-counter
Logic-Circuits
- Logic-Circuits
- 3-6-Binary-Decoder
- 3-8-Binary-Decoder
- 4_1_Mux
- 4-1-Mux-using-Different Modeling-Styles
- 4-2-Priority-Encoders
- 8-3-Binary-Encoder
- 8-3-Binary-Priority-Encoder
- BCD-to-Seven-Segment-Decoder
- Binary-to-Excess-3-Code-Converter
- Binary-to-Gray-Code-Converter
- parity-checker
- Two-bit-Wide-8-1-Mux
Sequential-Statements
Shift-Registers
Experiment No: 08
Title : WAVEFORM GENERATOR
AIM: To design and test square and triangular waveform generator using IC 741
APPARATUS: Experimental Chasis, Resistors, Connecting wires, DMM, LM 741,
Dual power supply, CRO.
CIRCUIT DIAGRAM: Square and Triangular Wave Generator:
THEORY : The circuit consists of a two operational amplifiers. The first amplifier is
non-inverting type of Schmitt trigger i.e. positive feedback. The second amplifier
is an ideal inverting integrator. The output of amplifier A1 is a square wave with
amplitude of ± Vsat. This output is applied to the inverting integrator, which
produces a triangular wave at the output. To complete the feedback path output of
integrator (i.e. triangular wave) is applied as input to the Schmitt trigger.
Initially let us assume that the output of amplifier A1 is at +Vsat. This is
acting as input to amplifier A2, so its output is negative going ramp. Thus one end
of voltage divider Rf -R1 is at +Vsat and other end is at negative going ramp of A2.
When negative going ramp attains a value of –VT, output of A1 switches from
+Vsat to –Vsat. The output of A2 now increases in positive direction. When a
positive going ramp attains a +VT, output of A1 switches from –Vsat to +Vsat.
This cycle repeats to generate square & triangular waveforms.
The frequencies of both square and triangular waves are same but their
amplitudes are different. The amplitude of square wave is a function of supply
voltages. The desired amplitude can be obtained by connecting zener diodes at
Integrated Circuits & Applications (ICA) Dept. of E&TC Engg.,JSPM’s ICOER, Pune the output of amplifier A1. Amplitude of triangular wave depends on R and C
values of an integrator and also output of amplifier A1.
Design Equations:
For Schmitt Trigger,
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------